

Ph. 480-503-4295 | NOPP@FocusLCD.com

TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

TFT Display Module

Part Number

E50RG14885LBAM500-C

Overview

5.0 inch TFT: 480x854(78.56x135.65), 3.3V, 3SPI+16/18/24bit RGB, White LED backlight, IPS, Wide temp, Transmissive-Normally Black, Capacitive Touch Screen, LCD Driver:ILI9806E, CTP Driver: GT911 500 NITS, RoHS Compliant



Contents

General Description	4
1. Block Diagram	5
2. Outline dimension	6
3. Input Terminal Pin Assignment	9
4. LCD Optical Characteristics	11
5. TFT Electrical Characteristics	15
6. TFT AC Characteristic	17
7. CTP Specification	21
8. LCD Module Out-Going Quality Level	27
9. Reliability Test Result	33
10. Cautions and Handling Precautions	34
11. Packing	35



General Description

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorpho us silicon TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 5.0'TFT-LCD contains 480*800 pixels, and can display up to 65K/262K/16.7M colors.

* Features

-Low Input Voltage: 3.3V (TYP)

-Display Colors of TFT LCD: 65K/262K/16.7M colors

- TFT Interface: 3SPI+16/18/24 bit RGB

-CTP Interface: I2C


eral Information	Specification	Unit	Note	
Items	Main Panel	Oille	NOLE	
TFT Display area(AA)	61.56(H)*109.5255(V) (5.0inch)	mm	-	
CTP View area	62.56(H)*110.53(V)	mm		
Driver element	TFT active matrix	-	-	
Display colors	65K/262K/16.7M	colors	-	
Number of pixels	480(RGB)*854	dots	-	
TFT Pixel arrangement	RGB vertical stripe	-	-	
Pixel pitch	0.12825(H)*0.12825(V)	mm	-	
Viewing angle	ALL	o'clock	-	
TFT Controller IC	ILI9806E	-	-	
CTP Driver IC	GT911			
Simultaneous Touch Points	5			
Display mode	Transmissive/Normally Black	-	-	
Operating temperature	-20~+70	$^{\circ}$ C	-	
Storage temperature	-30∼+80	$^{\circ}$	-	

* Mechanical Information

Item		Min.	Тур.	Max.	Unit	Note
Modulo	Horizontal(H)		78.56		mm	-
Module size	Vertical(V)		135.65		mm	-
3120	Depth(D)		4.53		mm	-
	Weight		TBD		g	-




1. Block Diagram




2. Outline dimension


2.1 LCM



2.2 CTP



2.3 LCM+CTP





3. Input terminal Pin Assignment

3.1 TFT

Pin NO.	Symbol	Function	I/O
1	XR(NC)	Touch panel Right Glass Terminal	A/D
2	YD(NC)	Touch panel Bottom Film Terminal	A/D
3	XL(NC)	Touch panel LIFT Glass Terminal	A/D
4	YU(NC)	Touch panel Top Film Terminal	A/D
5	GND	Ground.	Р
6	GND	Ground.	Р
7	VCI	Supply voltage (3.3V).	Р
8	VCI	Supply voltage (3.3V).	Р
9	SDO	SPI interface output pinThe data is output on the falling edge of the SCL signalIf not used, let this pin open.	0
10	SDI	Data lane in 1 data lane serial interface. The data is latched on the rising edge of the SCL signal.	I
11	SCL	This pin is used to select "Data or Command" in the parallel interface. When D/CX = '1', data is selecte d. When D/CX = '0', command is selected. This pin is used serial interface clock in 3-wire 9-bit / 4-wire 8-bit serial data interface. fix this pin at VCI or GND when not in use.	I
12	CS	Chip select input pin ("Low" enable). fix this pin at VCI or GND when not in use.	ı
13	RESET	Reset pin. Setting either pin low initializes the LSI. Must be reset after power is supplied.	I
14-37	DB23-DB0	24-bit parallel bi-directional data bus for MCU system and RGB i nterface mode .Fix to GND level when not in use	I/O



38	DE	Data enable signal for RGB interface peration.	
		fix this pin at VCI or GND when not in use.	•
39	DOTCLK	Dot clock signal for RGB interface operation.	1
39	DOTCER	Fix this pin at VCI or GND when not in use.	I
		Line synchronizing signal for RGB interface o	
40	HSYNC	peration.	I
		fix this pin at VCI or GND when not in use.	
		Frame synchronizing signal for RGB interface	
41	VSYNC	operation.	I
		fix this pin at VCI or GND when not in use.	
42	NC	NC.	
43	LEDK	Cathode pin of backlight.	P
44	NC	NC.	
45	LEDA	Anode pin of backlight.	Р

3.2 CTP

SYMBOL	DISCRIPTION	I/O
GND	Ground.	Р
VDDIO	I/O power supply voltage.	Р
VDD	Supply voltage.	Р
SCL	I2C clock input.	I
SDA	I2C data input and output	I/O
INT	External interrupt to the host.	I
RST	External Reset, Low is active.	I
GND	Ground.	Р
	GND VDDIO VDD SCL SDA INT RST	GND Ground. VDDIO I/O power supply voltage. VDD Supply voltage. SCL I2C clock input. SDA I2C data input and output INT External interrupt to the host. RST External Reset, Low is active.



4. LCD Optical Characteristics

4.1 Overview

The test of Optical specifications shall be measured in a dark room (ambient luminance 1lux and temperature = 25 2° C) with the equipment of Luminance meter system (Goniometer system and TOPCON BM-5) and test unit shall be located at an approximate distance 50cm from the LCD surface at a viewing angle of θ and Φ equal to 0 . We refer to $\theta\emptyset=0$ (= θ 3) as the 3 o"clock direction (the "right"), $\theta\emptyset=90$ (= θ 12) as the 12 o"clock direction ("upward"), $\theta\emptyset=180$ (= θ 9) as the 9 o"clock direction ("left") and $\theta\emptyset=270$ (= θ 6) as the 6 o"clock direction ("bottom"). While scanning θ and/or \emptyset , the center of the measuring spot on the Display surface shall stay fixed. Optimum viewing angle direction is 6 "clock.

4.2 Optical Specifications

Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Horizontal		Θ_3		ь	80		Deg.	
Viewing Angle	Honzontai	Θ_9	CR > 10	1	80	3	Deg.	Note 1
range	Vertical	Θ ₁₂	CK > 10	** *	80	2	Deg.	Note 1
	vertical	Θ_6		- -	80	ē	Deg.	
Contrast	ratio	CR	2		800	ı	i.	Note 2
Transmitt	ance	Tr		18	4.5	.	%	Base on C Light Note 3
White Chror	maticity	X _w		ì	0.298	¥		2
Wille Cilion	naticity	y_w		° I	0.328	9	c	8
	Red	R_x	Θ = 0°	1	0.659	,		
	Red	R_y	500000	ı	0.322	=		Note 4 CF Glass
Reproduction	Green	G _x		ā	0.290			Base on C
of color (C light) Green	G _y		<u>u</u>	0.588	1		Light
	Dive	B _x		255	0.134	<u>=</u>		8. V
	Blue	B _y		-	0.124	-		
Response (Rising + F		$T_r + T_f$	Ta= 25° C Θ = 0°		30	35	ms	Note 5



Note:

- Viewing angle is the angle at which the contrast ratio is greater than 10. The viewing angles are determined for the horizontal or 3, 9 o'clock direction and the vertical or 6, 12 o'clock direction with respect to the optical axis which is normal to the LCD surface (see FIGURE 1).
- Contrast measurements shall be made at viewing angle of Θ= 0 and at the center of the LCD surface. Luminance shall be measured with all pixels in the view field set first to white, then to the dark (black) state. (see FIGURE 1) Luminance Contrast Ratio (CR) is defined mathematically.

- 3. Transmittance is the Value with Polarizer
- 4. The color chromaticity coordinates specified in Table 5 shall be calculated from the spectral data measured with all pixels first in red, green, blue and white. Measurements shall be made at the center of the panel.
- 5. The electro-optical response time measurements shall be made as FIGURE 3 by switching the "data" input signal ON and OFF. The times needed for the luminance to change from 10% to 90% is Tr, and 90% to 10% is Td.



Figure 1. The Definition of Vth & Vsat




Figure 2. Measurement Set Up





Figure 3. Response Time Testing





5. TFT Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VDD	-0.3	5.0	V
Digital interface supple Voltage	VDDIO	-0.3	4.0	V
Operating temperature	T _{OP}	-20	+70	$^{\circ}$ C
Storage temperature	T _{ST}	-30	+80	$^{\circ}$ C

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VDD	3.0	3.3	4.2	V	
Digital interface supple Voltage	VDDIO	1.65	3.3	4.2	V	
Normal mode Current consumption	IDD		30		mA	
Level input voltage	V_{IH}	0.7V _{DDIO}		V_{DDIO}	V	
Level input voltage	V_{IL}	GND		$0.3V_{\text{DDIO}}$	V	
Lovel output voltage	V_{OH}	V _{DDIO} -0.4			V	
Level output voltage	V _{OL}	GND		GND+0.4	V	

5.3 LED Backlight Characteristics


The back-light system is edge-lighting type with 12 chips White LED

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	I _F	30	40		mA	
Forward Voltage	V _F		19.2		V	
LCM Luminance	L _V	400			cd/m2	I _F =40mA
LED life time	Hr	50000			Hour	Note1,2
Uniformity	AVg	80	1		%	

Note1: LED life time (Hr) can be defined as the time in which it continues to operate under the condition: Ta=




25±3 $\,^{\circ}$ C, typical IL value indicated in the above table until the brightness becomes less than 50%. Note2: The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25 $\,^{\circ}$ C and IL=40mA. The LED lifetime could be decreased if operating IL is larger than 40mA. The constant current driving method is suggested.



6. TFT AC Characteristic

6.1 Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min		F	FocusLCDs.co
1920	tcss	Chip select time (Write)	15			CUS MADE SIMP
CSX	tcsh	Chip select hold time (Read)	15		113	
	tchw	CS "H" pulse width	40	(<u>-</u>)	ns	
	twc	Serial clock cycle (Write)	30		ns	
	twrh	SCL "H" pulse width (Write)	10	-	ns	
001	twrl	SCL "L" pulse width (Write)	10	(=)	ns	
SCL	trc	Serial clock cycle (Read)	150	(1-1)	ns	
	trdh	SCL "H" pulse width (Read)	60	_	ns	
	trdl	SCL "L" pulse width (Read)	60	1921	ns	
SDA/SDO	tacc	Access time (Read)	10	100	ns	For maximum CL=30pF
(Output) to	toh	Output disable time (Read)	15	100	ns	For minimum CL=8pF
SDA/SDI	tds	Data setup time (Write)	10	-	ns	
(Input)	tdh	Data hold time (Write)	10	()=()	ns	

Note:

- 1. Ta = -30 to 70 $^{\circ}$ C, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, T=10+/-0.5ns.
 - 2. Does not include signal rise and fall times.


6.2 Parallel 24/18/16-bit RGB Interface Timing Characteristics



					Fo	cusLCDs.cor
Signal	Symbol	Parameter	m		LCI	Ds MADE SIMPLE
VS/	t _{SYNCS}	VS/HS setup time		•		
HS	tsynch	VS/HS hold time	5	-	ns	
DE	t _{ENS}	DE setup time	5	-	ns	
DE	t _{ENH}	DE hold time	5	_	ns	
DB(33-01	t _{POS}	Data setup time	5	2	ns	24/18/16-bit bus RGB
DB[23:0]	t _{PDH}	Data hold time	5	2	ns	interface mode
	PWDH	PCLK high-level period	13	-	ns	
DOLK	PWDL	PCLK low-level period	13	-	ns	
PCLK	tcycD	PCLK cycle time	28	-	ns	
	t _{rgbr} , t _{rgbf}	PCLK,HS,VS rise/fall time		15	ns	5

Note: Ta = -30 to 70 °C, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, DGND=0V





VLW: VSYNC Low pulse Width HLW: HSYNC Low pulse Width DTST: Data Transfer Startup Time Pn: pixel 1, pixel 2..., pixel n.

Parameter	Symbols	Condition	Min.	Тур.	Max.	Units
Frame Rate	FR		54	0.00	66	fps
Horizontal Low Pulse width	HLW		1		723	DOTCLK
Horizontal Back Porch	HBP		2		126	DOTCLK
Horizontal Address	HACT		Į.	480		DOTCLK
Horizontal Front Porch	HFP		2		19 3 .9	DOTCLK
Vertical Low Pulse width	VLW		1		126	Line
Vertical Back Porch	VBP	:-	1		126	Line
Vertical Address	VACT		j.	1	864	Line
Vertical Front Porch	VFP		1		255	Line
Data Clock	DCLK		16.6		41.7	MHz



6.5 Reset input timing





Figure 8.7: Reset input timing

Symbol	Parameter	Related pins	Min.	Тур.	Max.	Note	Unit
t _{RESW}	Reset low pulse width ⁽¹⁾	RESX	10	1940	- 4	()) -	μs
	Reset complete time ⁽²⁾	ā	373	_	(5)	When reset is applied during Sleep In mode	ms
₹ _{REST}	Reset complete time			8	120	When reset is applied during Sleep Out mode	ms

Note: (1) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5 µ	Reset Rejected
Longer than 10 µs	Reset
Between 5 µs and 10 µs	Reset Start

- (2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then returns to Default condition for H/W reset.
- (3) During Reset Complete Time, ID2 value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of RESX.
- (4) Spike Rejection also applies during a valid reset pulse as shown below:



- (5) When Reset is applied during Sleep In Mode.
- (6) When Reset is applied during Sleep Out Mode.
- (7) It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

Table 8.10: Reset timing

7. CTP Specification



7.1 Electrical Characteristics

7.1.1 Absolute Maximum Rating

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	VDD	-0.3	3.47	V	1
I/O Digital Voltage	VDDIO	-0.3	3.47	V	1
Operating temperature	T _{OP}	-20	+70	$^{\circ}$	-
Storage temperature	T _{ST}	-30	+80	$^{\circ}$	-

NOTES:

1. If used beyond the absolute maximum ratings, GT911 may be permanently damaged. It is strongly recommanded that the device be used within the electrical characteristics in normal operations. If exposed to the condition not within the electrical characteristics, it may affect the reliability of the device.

7.1.2 DC Electrical Characteristics (Ta=25℃)

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Digital supply voltage	VDD	2.8	-	3.3	V	
I/O Digital supply voltage	VDDIO	1.8	-	3.3	V	


Normal operation mode Current consumption	l _{opr}	-	8	14.5	mA	
Green mode Current consumption	I _{mon}	-	3.3	-	mA	
Sleep mode Current consumption	I _{slp}	70	-	120	uA	
Level input voltage	V _{IH}	0.75V _{DDIO}	-	V _{DDIO} +0.3	V	
Level iliput voltage	VIL	-0.3	-	0.25V _{DDIO}	V	
Level output voltage	V _{OH}	0.85V _{DDIO}	-	-	V	
Level output voltage	V _{OL}	-	-	0.15V _{DDIO}	V	

7.2 AC Characteristics



7.2.1 I2C Interface

GT911 provides a standard I²C interface for SCL and SDA to communicate with the host. GT911 always serves as slave device in the system with all communication being initialized by the host. It is strongly recommended that transmission rate be kept at or below 400Kbps. The I²C timing is shown below:



Test condition 1: 1.8V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor

Parameter	Symbol	Min.	Max.	Unit
SCL low period	t _{lo}	1.3	12	us
SCL high period	t _{hi}	0.6		us
SCL setup time for Start condition	t _{st1}	0.6	721	us
SCL setup time for Stop condition	t _{st3}	0.6	-	us
SCL hold time for Start condition	t _{hd1}	0.6	120	us
SDA setup time	t _{st2}	0.1	10.70	us
SDA hold time	t _{hd2}	0	2072	us


Test condition 2: 3.3V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor

Parameter	Symbol	Min.	Max.	Unit
SCL low period	t _{lo}	1.3	-	us
SCL high period	thi	0.6	-	us
SCL setup time for Start condition	t _{st1}	0.6	_	us
SCL setup time for Stop condition	t _{st3}	0.6	-	us
SCL hold time for Start condition	t _{hd1}	0.6		us
SDA setup time	t _{st2}	0.1	2	us
SDA hold time	t _{hd2}	0	2	us


GT911 supports two I2C slave addresses: 0xBA/0xBB and 0x28/0x29. The host can select the address by changing the status of Reset and INT pins during the power-on initialization phase. See the diagram below for configuration methods and timings:

Power-On Timing:






Timing for host resetting GT911:



Timing for setting slave address to 0x28/0x29:




a) Data Transmission



(For example: device address is 0xBA/0xBB)

Communication is always initiated by the host. Valid Start condition is signaled by pulling SDA line from "high" to "low" when SCL line is "high". Data flow or address is transmitted after the Start condition.

All slave devices connected to I²C bus should detect the 8-bit address issued after Start condition and send the correct ACK. After receiving matching address, GT911 acknowledges by configuring SDA line as output port and pulling SDA line low during the ninth SCL cycle. When receiving unmatched address, namely, not 0XBA or 0XBB, GT911 will stay in an idle state.



For data bytes on SDA, each of 9 serial bits will be sent on ni of 8 valid data bits and one ACK or NACK bit sent by the r when SCL line is "high".



When communication is completed, the host will issue the STOP condition. Stop condition implies the transition of SDA line from "low" to "high" when SCL line is "high".

b) Writing Data to GT911

(For example: device address is 0xBA/0xBB)



Timing for Write Operation


The diagram above displays the timing sequence of the host writing data onto GT911. First, the host issues a Start condition. Then, the host sends 0XBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where writing starts) and the 8-bit data bytes (to be written onto the register).

The location of the register address pointer will automatically add 1 after every Write Operation. Therefore, when the host needs to perform Write Operations on a group of registers of continuous addresses, it is able to write continuously. The Write Operation is terminated when the host issues the Stop condition.

c) Reading Data from GT911

(For example: device address is 0xBA/0xBB)



Timing for Read Operation

The diagram above is the timing sequence of the host reading a Start condition and sends 0XBA (address bits and R/W bit; to the slave device.



After receiving ACK, the host sends the 16-bit register address (where reading starts) to the slave device. Then the host sets register addresses which need to be read.

Also after receiving ACK, the host issues the Start condition once again and sends 0XBB (Read Operation). After receiving ACK, the host starts to read data.

GT911 also supports continuous Read Operation and, by default, reads data continuously. Whenever receiving a byte of data, the host sends an ACK signal indicating successful reception. After receiving the last byte of data, the host sends a NACK signal followed by a STOP condition which terminates communication.

8. LCD Module Out-Going Quality Level



8.1 VISUAL & FUNCTION INSPECTION STANDAR

8.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5℃

Humidity: 65%±10%RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



8.1.2 Definition



Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer.)

Note:

As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer.

8.1.3 Sampling Plan



According to GB/T 2828-2003 ; , normal inspection, Class $\, {\rm II} \,$ AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display , TP: Touch Panel , LCM: Liquid Crystal Module

No	Items to be insp	Criteria	Classification of de
	ected		fects
		1) No display, Open or miss line	
1	Functional defects	2) Display abnormally, Short	
'	Functional defects	3) Backlight no lighting, abnormal lighting.	
		4) TP no function	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the drawi	
3	Outiline dimension	ng is not allowed	
4	Color tone	Color unevenness, refer to limited sample	
5	Soldering appeara	Good soldering, Peeling off is not allowed.	Minor
)	nce		Minor
6	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	

8.1.4 Criteria (Visual)




Number	Items	 Criteria(mm)
1.0 LCD Crack/Broken	(1) The edge of LCD broken	
NOTE:		X Y Z
X: Length Y: Width		≤3.0mm <inner border="" line="" of="" seal<="" td="" the=""></inner>
Z: Height L: Length of I TO, T: Height of L CD	(2)LCD corner broken	X Y Z ≤3.0mm ≤L ≤T
	(3) LCD crack	Crack Not allowed

Number	Items		Crite	eria 🔷	Focus LCDs M	LCD
2.0	Spot defec	① light dot (LCD ent, stain)	/TP/Polarizer b	ola	LCDs M	ADE S
	<u> </u>	Zone	Acceptable Qty		ty	
		Size (mm)	Α	В	С	
		Ф≤0.10	Ignor	е		
		0.10<Φ≤0.20	3(distance €	≧ 10mm)	lanoro	
		0.20<Φ≤0.25	2		Ignore	
Y	Ф>0.25	0				
	Y	②Dim spot (LCD	/TP/Polarizer di	im dot, ligh	t leakage、dai	k spot
		Zone	Ac	ceptable Qt	.y	
x		Size (mm)	А	В	С	
	X	Ф≤0.1	Ignor	е		
	Φ=(Δ+Δ)/3	0.10<Φ≤0.20	3(distance ≥ 10mm)		Ignore	
	Ф=(X+Y)/2	0.20<Φ≤0.30	2	2		
		Ф>0.30	0			
		③ Polarizer accid	ented spot			_
		Zone	Ac	ty		
		Size (mm)	A	В	С	
		Ф≤0.2	Igno			
		0.3<Φ≤0.5	2(distance ≥ 10mm) Ig		Ignore	Ignore
		Ф>0.5	0			
	Line defect					
	(LCD/TP	Width(mm)	Length(mm)	Accep	table Qty	
acl	/Polarizer bl	vviatri(mm)	Lengui(min)	Α	ВС	
	ack/white lin e, scratch,	Ф≤0.03	Ignore	Ignore		
	stain)	0.03 <w≤0.05< td=""><td>L≤3.0</td><td>N≤2</td><td>Ignore</td><td></td></w≤0.05<>	L≤3.0	N≤2	Ignore	
		0.05 <w≤0.08< td=""><td>L≤2.0</td><td>N≤2</td><td></td><td></td></w≤0.08<>	L≤2.0	N≤2		
		0.08 <w< td=""><td>Defin</td><td colspan="2">e as spot defect</td><td></td></w<>	Defin	e as spot defect		



	Polarizer Bubble					
3.0		Zone	Acceptable Qty			
		Size (mm)	A	В	С	
		Ф≤0.2	lgn	ore		
		0.2<Φ≤0.4	3(distance	e≧10mm)	Ignore	
		0.4<Φ≤0.6	2	2	ignore	
		0.6<Ф	()		
4.0	SMT	According to IPC-A-610C class II standard . Function defect and missin g part are major defect ,the others are minor defect.				

TP bubble/	Size Φ(mm)	Ad	ty	
accidented	3ι2ε Φ(ΠΙΠΤ)	Α	В	С
spot	Ф≤0.1	Ignore		gnore
opot	0.1<Φ≤0.25	3 (distance≧10m		
	0.25<Φ≤0.3	2		ignore
	0.3<Ф	()	
Assembly deflection	beyond the edge of backlight ≤0.15mm			ıt ≤0.15mm



Criteria (functional items)

Number	Items	Criteria (mm)		
1	No display	Not allowed		
2	Missing segment	Not allowed		
3	Short	Not allowed		
4	Backlight no lighting	Not allowed		
5	TP no function	Not allowed		

9. Reliability Test Result

9.1 Condition



Item	Item Condition		Test Result	Note
Low Temperature	20°C 00UD	3ea	pass	-
Operating Life test	-20°C, 96HR			
Thermal Humidity	70°C000/ DU 00UD			
Operating Life test	70℃90%RH, 96HR	3ea	pass	-
Temperature Cycle ON/OFF	20°0 70°0 ON/OFF 200VC	3ea	pass	(1)
test	-20°C ↔ 70°C, ON/OFF, 20CYC			
High Temperature	00 ° 00 UD	3ea	pass	-
Storage test	80℃, 96HR			
Low Temperature	30 °C 06 UD	3ea	pass	-
Storage test	−30°C, 96HR			
Thermal Shock Resistance	The sample should be allowed to stand the following 5 cycles of operation: TSTL for 30 minutes -> normal temperature for 5 minutes -> TSTH for 30 minutes -> normal temperature for 5 minutes, as one cycle, then taking it out and drying it at normal temperature, and allowing it stand for 24 hours	3ea	pass	
Box Drop Test	Box Drop Test 1 Corner 3 Edges 6 faces, 66cm(MEDIUM BOX)		pass	-

Note (1) ON Time over 10 seconds, OFF Time under 10 seconds

10. Cautions and Handling Precautions



10.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
- Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
- If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
- Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

10.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- It is highly recommended to store the module with temperature from 0 to 35 $\,^\circ\mathbb{C}\,$ and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

11.Packing	
TRD	